A.ChipScope Defintion and Connection FilesB.IPC.Verilog Test FixtureD.VHDL Package
A.xorB.notC.nandD.nor
A.8’b11_11_11_11B.8’b1111111C.8’h7fD.8’d127